



Experiences from IST Interconnect Stress Test – how do PCBs fail?



Hermann Reischer/Polar Instruments GmbH



Polar Instruments GmbH

A-4865 Nussdorf am Attersee

Aichereben 16, Österreich

germany@polarinstruments.eu


www.polarinstruments.eu

Tel. +43 7666 20041-0

Fax +43 7666 20041-20

Polar Instruments GmbH - Software


Impedance Calculation





Monte Carlo Analyse

Parameter	Standard	Tol (Std)	Minimum	Maximum	Stk (Std)	Erwartung
H1	215.00	10.00	195.00	235.00	215.00	0.00
G1	11.000	0.500	10.500	11.500	11.000	0.000
W1	177.00	10.00	167.00	187.00	177.00	0.00
W2	152.00	10.00	142.00	162.00	152.00	0.00
T1	31.00	0.00	31.00	31.00	31.00	0.00

Erwartung: 75.11, 71.88, 79.43, 75.32, 71.72



Transmission Line Simulation




Stackup Documentation

Layer	Material	Thickness	Position
SM	Polar Samples	35.000	35.000
Core	Polar Samples	75.000	35.000
PP	Polar Samples	75.000	100.000
Fol	Polar Samples	35.000	134.000
PP	Polar Samples	100.000	35.000
PP	Polar Samples	200.000	69.000
Fol	Polar Samples	35.000	200.000
PP	Polar Samples	75.000	235.000
Core	Polar Samples	350.000	35.000
PP	Polar Samples	75.000	35.000
PP	Polar Samples	35.000	100.000
PP	Polar Samples	200.000	35.000
Fol	Polar Samples	35.000	70.000
PP	Polar Samples	75.000	35.000
SM	Polar Samples	35.000	35.000



Substrat 1 Höhe: H1 75.00
 Substrat 1 Dielektrikum: Er1 4.2000
 Untere Leiterbreite: W1 250.00
 Obere Leiterbreite: W2 247.00
 Leiterbahndicke: T1 33.00
 Lack auf Substrat: C1 25.00
 Lackdicke auf Leiterbahn: C2 25.00
 Dielektrikum Lack: CEr 4.0000

Impedanz: Z0 0.00
 Zielimpedanz: 50.00
 Zieltoleranz %: 10.00



Polar Instruments GmbH - Hardware



Impedance Measurement




Loss Measurement





Design Verification




Automated controlled impedance test systems RITS550/RITS880



PCB Reliability Test using IST Interconnect Stress Test:



Definition of Reliability



Reliability is the **probability** that an item will perform its intended function for a specified **time interval** under **stated conditions**.

PCB Reliability Challenges:

Lead Free Solder Process:

Solder temperatures > 260°C

Hot Air Levelling

6x Rework

High Reliability Applications:

Medical

Avionics/Aerospace

Defense

Automotive/Transportation

“Survivability” versus “Reliability”:

Survivability:

Methodology to establish a products ability to survive the thermal excursions associated with **assembly** and potential **rework** cycles

Reliability:

Methodology to establish a products ability to survive the thermal excursions associated with the **end use environment**

Thermal Shock Test Methods:

Air to Air thermal shock (ATC) – Air to Air Thermal Shock – Method 2.6.7.2A (15 min @ 125°C/15 min @ -35°C.

IST Interconnect Stress Test - Current Induced Thermal Shock – Method 2.6.26 (3 min to 150°C/2 min to 20°C


The Institute for Interconnecting and Packaging Electronic Circuits
2215 Sanders Road Northbrook IL 60062-6135



IPC-TM-650
Test Methods Manual

Number 2.6.26	
Subject DC Current Induced Thermal Cycling Test	
Date 11/99	Revision Proposal
Originating Committee: Test Methods Subcommittee (7-11)	

Comparison IST vs. Oven Test







Oven Test: lower maximum temperatures, tests also to negative temperatures, longer dwell times, longer cycle times (1 hour), 1000 cycles ~ 42 days


IST: tests from ambient temperature, higher maximum temperatures, no dwell times, very short cycle times (5 minutes)



1000 cycles ~ 4 days

IST Test Coupon:





IST Coupon Design Logic – Heating Circuit:






IST Testcoupon:




Coupons follow IST standard “X” design:




Heating Circuit(H) located on Layers 1 and N

Coupon Design Considerations:




- the coupon must reflect the critical attributes of the PWB
- the coupon thickness, layer count, copper weights, holes sizes, surface finish, grid size and construction are all established by the requirements of the customers design
- the line width is the one variable that is adjustable by the IST coupon designer. Line widths are adjusted to assure the
- resistance measurements on the power and sense circuit are optimized for maximum thermal and measurement efficiency


Replicating CAD design features:




Replicated Feature in Coupon:



Resistance Degradation of the Interconnect:



IST Resistance Graph:



IST-HC System Hardware:




The Institute for Interconnecting and Packaging Electronic Circuits
2215 Sanders Road Northbrook IL 60062-6135

IPC

IPC-TM-650
Test Methods Manual

Number 2.6.26	
Subject DC Current Induced Thermal Cycling Test	
Date 11/99	Revision Proposal
Originating Committee: Test Methods Subcommittee (7-11)	



8 Coupon Bays

Coupon Data on 8 channels:

The image displays a software interface for a Tester Control Panel, showing coupon data across 8 channels. The interface is divided into two main sections: a top section for heads 2-6 and a bottom section for heads 1, 3, 4, 5, 6, 7, and 8.


Top Section (Heads 2-6):

- Head 2:** Coupon Name: TestCoupon3. Start Res: 715, 762.8, 935.6. Fail Res: 1171.1, 1249.3, 1532.4. Res: 745.4, 790, 937. Temp: 34, 32.3, 23.4. Delta Res: 0, 0, 0. Current: 2.048, Voltage: 1.527, Power: 3.1, Time: 14. Status: Heating Pre-cycle # 0.
- Head 4:** Coupon Name: TestCoupon4. Start Res: 765, 728.5, 896.9. Fail Res: 1253, 1193.2, 1469. Res: 792.2, 754, 898. Temp: 32.2, 32.1, 23.3. Delta Res: 0, 0, 0. Current: 1.98, Voltage: 1.569, Power: 3.1, Time: 14. Status: Heating Pre-cycle # 0.
- Head 6:** Coupon Name: TestCoupon5. Start Res: 772, 728.5, 905.8. Fail Res: 1264.4, 1193.2, 1483.6. Res: 801.3, 755, 908. Temp: 32.9, 32.4, 23.6. Delta Res: 0, 0, 0. Current: 1.971, Voltage: 1.58, Power: 3.1, Time: 13.9. Status: Heating Pre-cycle # 0.
- Head 8:** Coupon Name: TestCoupon6. Start Res: 771, 726.8, 895.5. Fail Res: 1262.8, 1190.4, 1466.7. Res: 800.7, 752, 897. Temp: 33, 32, 23.4. Delta Res: 0, 0, 0. Current: 1.973, Voltage: 1.579, Power: 3.1, Time: 13.9. Status: Heating Pre-cycle # 0.

Bottom Section (Heads 1, 3, 4, 5, 6, 7, 8):

- Head 1:** Coupon Name: TestCoupon15. Start Res: 669, 595.7, 564.4. Fail Res: 1095.7, 975.7, 924.4. Res: 696.1, 618, 573. Temp: 33.5, 32.7, 27. Delta Res: 0, 0, 0. Current: 2.118, Voltage: 1.474, Power: 3.1, Time: 14.2. Status: Heating Pre-cycle # 0.
- Head 3:** Coupon Name: TestCoupon16. Start Res: 592, 665.7, 559.9. Fail Res: 969.6, 1090.3, 911.1. Res: 615.6, 690, 564. Temp: 33.4, 32.5, 27. Delta Res: 0, 0, 0. Current: 2.251, Voltage: 1.386, Power: 3.1, Time: 14. Status: Heating Pre-cycle # 0.
- Head #2:** Coupon Name: A32_2. Cycle #: 112, Power: 0.1, Sense A: 0.1, Sense B: 0.1. Status: Stop Coupon, Pause Coupon.
- Head #4:** Coupon Name: A32_4. Cycle #: 112, Power: 0.2, Sense A: 0.1, Sense B: 0.1. Status: Stop Coupon, Pause Coupon.
- Head #6:** Coupon Name: B34_2. Cycle #: 112, Power: 0.3, Sense A: 0.4, Sense B: 0.4. Status: Stop Coupon, Pause Coupon.
- Head #8:** Coupon Name: B34_4. Cycle #: 100, Power: 0.6, Sense A: 7.4, Sense B: 0.4. Status: Stop Coupon, Pause Coupon.
- Head #1:** Coupon Name: A32_1. Cycle #: 92, Power: 0, Sense A: 7.5, Sense B: 0.4. Status: Stop Coupon, Pause Coupon.
- Head #3:** Coupon Name: A32_3. Cycle #: 112, Power: 0.3, Sense A: 0.4, Sense B: 0.4. Status: Stop Coupon, Pause Coupon.
- Head #5:** Coupon Name: B34_1. Cycle #: 111, Power: 0.6, Sense A: 7.5, Sense B: 0.4. Status: Stop Coupon, Pause Coupon.
- Head #7:** Coupon Name: B34_3. Cycle #: 112, Power: -0.7, Sense A: -0.4, Sense B: 0.4. Status: Stop Coupon, Pause Coupon.

Temperature/Resistance recording on 8 heads :




Typical IST cycle baseline according to application:

Increasing Demand for Demonstrated Reliability




50 100 150 200 250 300 350 400 450 500
Customer Spec's for Minimum IST Cycles to Failure After Assembly



IST Via Structures By Industrial Segment:

Every industry is unique, common base-lining would be impossible



Every chart must then be further dissected by layer count, thickness, construction, hole size, material type, etc. to fully understand the levels of complexity involved.

Testing as per section 9.5.5 titled Interconnect Stress Testing (IST):

ECSS-Q-ST-70-60C

1 June 2018



EUROPEAN COOPERATION

ECSS

FOR SPACE STANDARDIZATION

ECSS-Q-ST-70-60C – Interconnection stress testing (IST):

- Current-induced thermal cycling (IPC-TM-650-2.6.26 Method A) with continuous resistance monitoring of power and sense circuits
- All coupons Baked 8 Hours at 120 °C
- Test parameters
 - Six times preconditioning to 230 °C using “superheat” circuit applying IPC profile
 - Cycling from RT to 150 °C for mechanical vias (S1 and S3)
 - Cycling from RT to 190 °C for microvias (S2)
- Acceptance criteria for microvias
 - Less than 10 % increase in resistance for mechanical Vias
 - Less than 5 % increase in resistance for microvias
 - IST endurance of Max 500 cycles

Typical IST cycle baseline according to application:

Association Connecting Electronics Industries



3000 Lakeside Drive, Suite 3095
Bannockburn, IL 60015-1249

IPC-TM-650 TEST METHODS MANUAL

1 Scope These methods determine the physical endurance of representative coupons of printed boards to a series of high temperature excursions from ambient. The temperature excursions cause thermo-mechanical fatigue of the electrical interconnect structures.

The test coupon is resistance heated by passing DC current through the coupon to bring the temperature of the copper to a designated temperature. Switching the current on and off creates thermal cycles between room temperature and the designated temperature within the sample. The laminate and surrounding materials are heated to different extents depending on the thermal conductivity of the materials. The thermal cycling can accelerate latent interconnect anomalies to failure. The number of cycles achieved permits a quantitative assessment of the performance.

1.1 Method A Description Method A uses a coupon with two or more independent electrical nets. The designation for these nets is either a power net (P) or a sense net (S). Each electrical net consists of plated barrels and conductors (internal and external). DC current is passed through one electrical net to heat the coupon to a designated temperature. When the electrical net is at the designated temperature, the DC current is turned off and cooling fans are turned on to cool the coupons to ambient temperature. One heating and cooling sequence represents a thermal cycle. Thermal cycling is continued to either a set number of cycles or a failure. Temperature coefficient of resistance (TCR) is estimated by proprietary algorithms.

A failure is based on a percentage change in the bulk resistance of the coupon at the designated test temperature. The percentage change is measured independently for each electrical net being tested. When the percentage change is exceeded, the test is stopped for the coupon.

Number 2.6.26	
Subject DC Current Induced Thermal Cycling Test	
Date 5/14	Revision A
Originating Task Group PTV Reliability Test Methods (6-10c)	

1.2 Method B Description Method B uses a coupon with one electrical net. The net consists of via structures connected by external and/or internal circuit lines in a daisy chain. DC current is passed through the electrical net to heat the coupon to a designated temperature. When the electrical net is at the designated temperature, the DC current is turned off and a cooling fan is turned on to cool the coupons to ambient temperature. One heating and cooling sequence represents a thermal cycle. Thermal cycling is continued to either a set number of cycles or a failure. Temperature coefficient of resistance (TCR) is measured.

A failure is based on a percentage change in the bulk resistance of the coupon at the designated test temperature. The percentage change is measured independently for each electrical net being tested. When the percentage change is exceeded, the test is stopped for the coupon.

2 Applicable Documents

2.1 IPC¹

IPC-MDP-650 Method Development Packet

IPC-TM-650 Test Methods Manual²

2.1.1 Microsectioning

2.5.35 Capacitance of Printed Board Substrates After Exposure to Assembly, Rework, and/or Reliability Tests. (At the time of publication of this test method, 2.5.35 is in development.)

2.6.27 Thermal Stress, Convection Reflow Assembly Simulation

3 Test Specimens A typical daisy chain test coupon for each method is shown in Figure 3-1 and Figure 3-2.

IPC-TM-650		
Number 2.6.26	Subject DC Current Induced Thermal Cycling Test	Date 5/14
Revision A		




Figure 5-1 Examples of Three Dual Sense IST Test Coupons (Top-Down View as shown at left and Isometric View as shown at right)

5.2.2 Position the coupons at each test head by attaching male to female connectors.

5.2.3 Baseline Performance (Optional) Establish a performance baseline by completing two Method A cycles and then stop the test at the end of the cooling cycle.

5.2.4 Capacitance Test (Optional) If required, the capacitance test shall be performed per IPC-TM-650, Method 2.5.35.

5.2.5 Assembly Precondition (Optional) Assembly preconditioning is recommended to simulate the assembly environment to which the printed boards are exposed (see 6.1).

5.2.6 Unless otherwise specified by the user, test all via types and materials per the default test condition in accordance with Table 5-1. For testing of samples containing microvia structures, use the microvia test condition. For testing of samples containing polyimide materials, use the polyimide test condition.

5.2.7 Pre-Cycling Test Sequence The following paragraphs detail the sequence for a single coupon, however this sequence is done at all test heads simultaneously. The ambient resistance, resistance at test temperature, rejection resistance, and current are calculated for each coupon and displayed on the PC monitor.

Table 5-1 Method A Typical Test Conditions

Test Condition	Number of Samples	Test Temperatures	Failure Threshold (Resistance Change) ¹	Number of Cycles	Data Collection Frequency (Cycles)	Precycle Time Window (seconds)	Compensation
Default	6	150 °C	10%	250	25	3	Calculated
Polyimide	6	AABUS	10%	250	25	3	Calculated
Microvias ²	6	190 °C	10%	250	25	3	None
Polyimide Microvias ²	6	AABUS	10%	250	25	5	None
Survivability Testing	6	230 °C	10%	10	1	5	None
	6	245 °C	10%	10	1	5	None
	6	260 °C	10%	10	1	5	None

Note 1. For Dual Sense Testing, both the "Cycle Using" and the "Cycle Failing On" fields on the Method A test equipment shall be set to "both sense circuits."
Note 2. Power on the microvia or heating trace net.

PWBi – IST Key Deliverables:

Incoming inspection and Pre-screen

- Measurement of Cu distribution
- Measurement of dielectric thickness
- Measurement of drill registration
- Measurement of planarization

Preconditioning

- Custom Profile designed to represent IPC preferred Reflow
- Max Temperature 230°C cycled 6 times
- DELAM Values measure after Reflow
- MicroVias monitored during reflow profile for failure

IST Testing


- 230 °C Reflow simulation for 6 cycles
- Buried Via tested at 150°C for 500 cycles or failure
- Micro Via tested at 190°C for 500 cycles or failure
- Microsection to inspect Via construction

Data analysis and FA


- System will identify failing circuit and coupon
- Thermal Imaging used to identify failing Via
- Microsection to identify cause of failure

Microvia testing using IST:





First IST micro Via design in 1999




Current Consumer Type design released 2020




Failure Identification using Infrared Camera:




Thermal excursions in PCB:



PCB Failure Modes:




Thermal Expansion:



Base material shows a significant increase in thermal expansion at temperatures above T_g .

Copper expands at lower CTE compared to base material – this causes mechanical stress in the PCB stackup.




Lead Free Soldering Process:



Damage during the soldering process reduces the life expectancy of a PCB by approximately 50%.



The amount of damage depends on the time duration, the PCB is exposed to temperatures above T_g .

Microsections – Barrel Cracks:



- **Barrel is stressed longitudinal**
- **Crack in side wall of barrel**
- **fast damage progress**
- **usually large crack width**
- **interrupted at room temperature**

Typical Post Separation Failure Modes:




- fast damage progress

- usually large crack width

- interrupted at room temperature


Microvia-Separation:




- **Damage occurs usually at high temperatures ~ 190°C**
- **Separation of Capture Pad during contraction**

Stacked Microvia - Eight Failure Modes:


- **Separation from Target Pad**
- **Microvia Corner Cracks**
- **Microvia Barrel Cracks**
- **Microvia Pull Out**
- **Cap Crack**
- **Cap Separation (Microvia or Buried Via)**
- **Buried Via Corner Crack**
- **Buried Via Barrel Crack**



Typical Microvia Failure Modes:



- Target-Pad Separation





- Capture Pad



- Microvia Corner Cracks

Typical Corner-Cracks:



- Crack in 90° Knee

- more frequent in leadfree technology

- mechanical stress moves to the surface of the PCB.



- typically small cracks

Robustness by Interconnect Type:

1. Microvia are the most robust
2. PTH
3. Blind Vias
4. Buried Vias
5. Complex are the least robust

Robustness by Hole Size:

- Large Holes Stress Interconnect, > .4 mm / .016"
 - Tends to have corner crack or interconnect issues
- Small Holes Stress Barrel, < .4 mm / .016"
 - Tend to have barrel cracks
- Very Small Holes .11 mm / .0045"
 - Tend to be robust, but are prone to crazing





Influence of Grid Size - Material Damage:

- Large Grid 2.5 mm (.100") - Lower Stress on Material
- Medium Grid 1 mm (.040") - Adhesive Delamination
- Small Grid .8 mm (.032") - Cohesive Failure
- Very Small .5 mm (.020") Grid - Crazing



Influence of a Large Grid Sizes:

- Large Grid 2.5 mm (.100") - Stress Relieve Material





Influence of Medium 1mm / .040" Grid:

- Medium Grid 1 mm / .040" - Adhesive Delamination



Influence of .032" Grid:

- Small Grid .8 mm / .032" - Cohesive Failure




Influence of Non-Functional Pads:


- Non-functional Pad – Have no internal interconnection
- Non-functional Pads In – Reduce Reliability
- Non-functional Pads Out – Increase Reliability
- A few non-functional pads are ok but stay away from the center zone
- Can be used to strengthen back drilling

Influence of Non-Functional Pads:

Non-Functional Pads Removed






Non-Functional Pads Retained



Influence of Type of Interconnections:


Order of robustness:

- Flush with barrel
 - Inner Layer Copper aligns with Dielectric
- Negative Etch Back
 - Inner Layer is Recessed into the Dielectric
- Three point contact
 - Inner Layer Extends into Copper Barrel






Influence of Microvia Stacked vs. Staggered:

- Three type of compound interconnection
 - Microvia on microvia
 - Microvia on Buried
 - Microvia off Buried
- Staggered Microvias are More Robust
 - The amount of Stagger has no influence
- Stacked Microvias are Less Robust
 - Stack limits differ depending on external variables





Test for Delamination:



- Checks for Delamination using Capacitance Measurement
- Test Structures integrated in IST Coupon
- Compares Capacitance before and after IST.



Test for Delamination :





Absolute Capacitance Values before and after IST



Relative change of Capacitance during IST

DELAM-Tester:


Dielectric
Estimation
Laminate
Assessment
Method



- **PC Controlled**
- **Test Structures integrated in IST Coupon**

Influence Factors on Reliability:


- Temperature
- Via Diameter
- Total PCB Thickness
- Coefficient of thermal expansion (CTE)
- Copper thickness in barrel
- Grid size





Redistribution of stress depending on via diameter

Coupon design is absolutely critical for a representative test

Interconnect Information Via #1	Type of Via (eg. below)	Micro
	Grid	.040" (1mm)
	Qty of Vias in design	1,482
	Drill Diameter	.005" (.127mm)
	Finished Hole Diameter	
	Pad size	.020" (.5mm)
	Clearance Diameter	.030" (.75mm)
	Non-functional pads present?	Yes
	Start Layer	1
	Stop Layer	2



Critical IST Coupon Design Features:



PLATED THRU VIA STRUCTURE FROM CAD INFO
0.010" DIA HOLE THROUGH A .024" DIA PAD
0.032" DIAMETER CLEARANCE IN PLANE
VIAS ON .040" GRID
1543 VIAS OF THIS STRUCTURE IN PWB

Interconnect Information Via #1	Type of Via	PTH
	Grid	0.04
	Qty of Vias	1,543
	Drill Diameter	0.013
	Finished Hole Diameter	0.01
	Pad size	0.024
	Clearance Diameter	0.032
	Non-functional pads present?	No
	Start Layer	1
	Stop Layer	10

Use coupon design worksheet available from
https://polarinstrumentseu.sharepoint.com/:b:/g/Ecyp82wqXCFFunW-JfvFhEkBqRebHoTk9p3kC8pza_ROvg?e=kV3Ppc

IST Interconnect Stress Test is available as a test service and as system installations.

For any questions, please contact:

Polar Instruments GmbH

A-4865 Nussdorf am Attersee

Aichereben 16

hermann.reischer@polarinstruments.eu

www.polarinstruments.eu

Tel. +43 7666 20041-0

Fax +43 7666 20041-20

