



### **Experiences from IST Interconnect Stress Test – how do PCBs fail?**







Polar Instruments GmbH A-4865 Nussdorf am Attersee Aichereben 16, Österreich germany@polarinstruments.eu www.polarinstruments.eu Tel. +43 7666 20041-0 Fax +43 7666 20041-20

# **Polar Instruments GmbH - Software**



# $\mathsf{Edge-Coupled Surface Microstrip 1B - S11}_{\mathsf{Werpdatadownth} \mathsf{Com}}$

**Transmission Line** 

**Simulation** 



### **Stackup Documentation**

Instrumer





# **Polar Instruments GmbH - Hardware**









### **Design Verification**





## Automated controlled impedance test systems RITS550/RITS880









### **PCB** Reliability Test using IST Interconnect Stress Test:



00000	000	SL08049A	0
0000		a server a state	0
		80000	00
0000	······································	a E	
00000		000000000	







### **Definition of Reliability**



**Reliability** is the **probability** that an item will perform its intended function for a specified **time interval** under **stated conditions**.





### **PCB Reliability Challenges:**

### Lead Free Solder Process:

Solder temperatures > 260°C Hot Air Levelling 6x Rework

High Reliability Applications:

Medical Avionics/Aerospace Defense Automotive/Transportation





### "Survivability" versus "Reliability":

### **Survivability:**

Methodology to establish a products ability to survive the thermal excursions associated with **assembly** and potential **rework** cycles

### **Reliability:**

Methodology to establish a products ability to survive the thermal excursions associated with the **end use environment** 



### **Thermal Shock Test Methods:**



**IST Interconnect Stress Test** - Current Induced Thermal Shock – Method 2.6.26 (3 min to 150°C/2 min to 20°C







### **Comparison IST vs. Oven Test**



**Oven Test**: lower maximum temperatures, tests also to negative temperatures, longer dwell times, longer cycle times (1 hour), 1000 cycles ~ 42 days

**IST**: tests from ambient temperature, higher maximum temperatures, no dwell times, very short cycle times (5 minutes)

1000 cycles  $\sim$  4 days





### **IST Test Coupon:**













### **IST Coupon Design Logic – Heating Circuit:**







Pælar

Instruments





### **Coupons follow IST standard "X" design:**



Heating Circuit(H) located on Layers 1 and N



### **Coupon Design Considerations:**



- the coupon must reflect the critical attributes of the PWB
- the coupon thickness, layer count, copper weights, holes sizes, surface finish, grid size and construction are all established by the requirements of the customers design
- the line width is the one variable that is adjustable by the IST coupon designer. Line widths are adjusted to assure the
- resistance measurements on the power and sense circuit are optimized for maximum thermal and measurement efficiency





### **Replicating CAD design features:**

Intitled.cam - CAM350/DFMSTREAM V 12.2







### **Replicated Feature in Coupon:**

💿 slx20064a.cam - CAM350/DFMSTREAM V 12.2			- 🗆 X	
File Edit Add View Info Utilities Analysis	Tools Tables Macro Settings Help			
5.00:5.00 V D319 Square 60.00	✓ L3:slx20064a.p03 ✓			
Ψ ×			<u>^</u>	
1:slx20064a.p01 ×				
2:slx20064a.p02 ×				
4:six20064a.p04p ×				
5:slx20064a.p05 ×		<i>₽₽₽₽₽₽₽₽₽</i> ₽		
6:slx20064a.p06 ×				
7:six20064a.p07p ×				
9:six20064a.p09 ×				
10:slx20064a.p10p ×				
11:six20064a.p11p ×				
12:six20064a.p12 ×				
14:slx20064a.p13 ×				
15:slx20064a.p15 ×				
16:six20064a.p16 ×				
17:six20064a.p17p ×				
19:slx20064a.p16 ^		· · · · · · · · · · · · · · · · · · ·		
20:slx20064a.p20 ×		<u>ר א א א א א א א א א א א א א א א א א א א</u>		
21:slx20064a.tsm ×				
22:six20064a.bsm ×				
23.six20064a.ncdthru ×				
25:slx20064a.ncd3-18 🛛 🗕 🔾				
26:slx20064a.ncd1-2 ×				
27:six20064a.ncd2-3	· · · · · · · · · · · · · · · · · · ·			
29:slx20064a.ncd19-18 ×				
30:POLY-PLN_202 ×				
			· · · · · · · · · · · · · · · · · · ·	
<			>	
Cam NC	Cap Start			
Select Command		0.8727	7:0.83873 CAP NUM SCRL	
📕 🔘 📴 🌍 🍓 tvx20061a.cam - CAM.	🏐 untitled.cam - CAM35 🌒 slx20064a.cam - CAM	🌒 slx20065a.cam - CAM 🛷 4.png - Paint 🧝 🥵	へ 🖮 🟳 다× ENG 11:28 AM 😑	





### **Resistance Degradation of the Interconnect:**







### **IST Resistance Graph:**







### **IST-HC System Hardware:**







**8** Coupon Bays





### **Coupon Data on 8 channels:**

🖳 Tester Control Panel					
Load Coupons   Tester View   Data View   Cycle Graphs   End Graphs   Graph Analyzer   Tester Status					
Head 2 Head 2 Head	ad 4	Head 6	Head 8		
Power Sense A Sense B	Power Sense A Sense B	Power Sense A Sense B	Power Sense A Sense B		
Start Res 715 762.8 935.6 Star	rt Res 765 728.5 896.9	Start Res 772 728.5 905.8	Start Res 771 726.8 895.5		
Fail Res 1171.1 1249.3 1532.4 Fail	Res 1253 1193.2 1469	Fail Res 1264.4 1193.2 1483.6	Fail Res 1262.8 1190.4 1466.7		
Res 745.4 790 937 Res	s 792.2 754 898	Res 801.3 755 908	Res 800.7 752 897		
Delta Res 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	mp 32.2 32.1 23.3	Delta Res 0 0 0	1 remp   33   32   23.4		
Current Voltage Power Time Co	urrent Voltage Power Time	Current Voltage Power Time	Current Voltage Power Time		
[2.048 ]1.527 ]3.1 ]14 [1.	.98 11.569 3.1 14		1.9/3 1.5/9 13.1 113.9		
Status Heating Pre-cycle # 0 Stat	tus  Heating Pre-cycle # 0	Status  Heating Pre-cycle # 0	Status  Heating Pre-cycle # 0		
Pause Coupon Stop Coupon	Pause Coupon Stop Coupon	Pause Coupon Stop Coupon	Pause Coupon Stop Coupon		
THead 1	ad 3	<u>System Test Analyze Data Help Main</u>	ntance	•	_ & ×
Coupon Name TestCoupon15 Cou	upon Name TestCoupon16 Load	Coupons Tester View Data View Cycle Gr	aphs   End Graphs   Graph Analyzer   Tester Statu:	s	11
Power Sense A Sense B Start Res 669 595 7 564 4 Star	rt Res 592 665 7 55 0	AG #2		B34.2	B34.4
Fail Res 1095.7 975.7 924.4 Fail	I Res 969.6 1090.3 91	upon Name JAG2_2			
Res 696.1 618 573 Res	s 615.6 690 56				
Temp 33.5 32.7 27 Tem	mp 33.4 32.5 27				
Delta Res 0 0 Del	Ita Res 0 0 0	4 4 4 4			4 4 4
Current Voltage Power Time Co	urrent Voltage Power Tim	2 2 2 2	2 2 2 2	2 2 2 2	2 -2 2 -2
2.118 1.474 3.1 14.2 2.	251 1.386 3.1 14				
Status Heating Pre-cycle # 0 Stat	tus Heating Pre-cycle #0				
Pause Couroon Ston Couroon	Pause Couron Ston Couro	112 0.1 0.1	112 0.2 0.1	112 0.3 0.4	100 0.6 7.4
			112	112 0.0	
		Stop Coupon Pause Coupon	Stop Coupon Pause Coupon	Stop Coupon Pause Coupon	Stop Coupon Pause Coupon
	He	ad #1	Head #3	Head #5	Head #7
	Co	upon Name A32_1	Coupon Name A32_3	Coupon Name B34_1	Coupon Name B34_3
		2222	2 2 2 2 2	2 2 2 2 2	2 2 2 2 2
		Cycle # Power Sense A Sense B	Cycle # Power Sense A Sense B	Cycle # Power Sense A Sense B	Cycle # Power Sense A Sense B
		92 0 7.5	112 0.3 0.4	III U.6 7.5	112 10.7 10.4
		Stop Coupon Pause Coupon	Stop Coupon Pause Coupon	Stop Coupon Pause Coupon	Stop Coupon Pause Coupon





### **Temperature/Resistance recording on 8 heads :**





## **Typical IST cycle baseline according to application:**



### Increasing Demand for Demonstrated Reliability





### **IST Via Structures By Industrial Segment:**

### Every industry is unique, common base-lining would be impossible



Every chart must then be further dissected by layer count, thickness, construction, hole size, material type, etc. to fully understand the levels of complexity involved.





### **Testing as per section 9.5.5 titled Interconnect Stress Testing (IST):**





ECSS-Q-ST-70-60C – Interconnection stress testing (IST):



- Current-induced thermal cycling (IPC-TM-650-2.6.26 Method A) with continuous resistance monitoring of power and sense circuits
- All coupons Baked 8 Hours at 120 °C
- Test parameters
  - Six times preconditioning to 230 °C using "superheat" circuit applying IPC profile
  - Cycling from RT to 150 °C for mechanical vias (S1 and S3)
  - Cycling from RT to 190 °C for microvias (S2)
- Acceptance criteria for microvias
  - Less than 10 % increase in resistance for mechanical Vias
  - Less than 5 % increase in resistance for microvias
  - IST endurance of Max 500 cycles



### **Typical IST cycle baseline according to application:**



Association Connecting Electronics Industries

SIPC Bannockhum, IL 600151249

### IPC-TM-650 TEST METHODS MANUAL

1 Scope These methods determine the physical endurance of representative coupons of printed boards to a series of high temperature excursions from ambient. The temperature excursions cause thermo-mechanical fatigue of the electrical interconnect structures.

The test coupon is resistance heated by passing DC current through the coupon to bring the temperature of the copper to a designated temperature. Switching the current on and off creates thermal cycles between room temperature and the designated temperature within the sample. The laminate and surrounding materials are heated to different extents depending on the thermal conductivity of the materials. The thermal cycling can accelerate latent interconnect anomalies to failure.

The number of cycles achieved permits a quantitative assessment of the performance.

**1.1 Method A Description** Method A uses a coupon with two or more independent electrical nets. The designation for these nets is either a power net (P) or a sense net (S). Each electrical net consists of plated barrels and conductors (internal and external). DC current is passed through one electrical net to heat the coupon to a designated temperature. When the electrical net is at the designated temperature, the DC current is turned off and cooling fans are turned on to cool the coupons to ambient temperature. One heating and cooling sequence represents a thermal cycle. Thermal cycling is continued to elither a set number of cycles or a failure. Temperature coefficient of resistance (TCR) is estimated by proprietary algorithms.

A failure is based on a percentage change in the bulk resistance of the coupon at the designated test temperature. The percentage change is measured independently for each electrical net being tested. When the percentage change is exceeded, the test is stopped for the coupon.



**1.2 Method B Description** Method B uses a coupon with one electrical net. The net consists of via structures connected by external and/or internal circuit lines in a daisy chain. DC current is passed through the electrical net to heat the coupon to a designated temperature. When the electrical net is at the designated temperature, the DC current is turned off and a cooling fan is turned on to cool the coupons to ambient temperature. One heating and cooling sequence represents a thermal cycle. Thermal cycling is continued to either a set number of cycles or a failure. Temperature coefficient of resistance (TCR) is measured.

A failure is based on a percentage change in the bulk resistance of the coupon at the designated test temperature. The percentage change is measured independently for each electrical net being tested. When the percentage change is exceeded, the test is stopped for the coupon.

### 2 Applicable Documents

2.1 IPC<sup>1</sup>

IPC-MDP-650 Method Development Packet

IPC-TM-650 Test Methods Manual<sup>2</sup>

- 2.1.1 Microsectioning
- 2.5.35 Capacitance of Printed Board Substrates After Exposure to Assembly, Rework, and/or Reliability Tests. (At the time of publication of this test method, 2.5.35 is in development.)
- 2.6.27 Thermal Stress, Convection Reflow Assembly Simulation

**3 Test Specimens** A typical daisy chain test coupon for each method is shown in Figure 3-1 and Figure 3-2.



Figure 5-1 Examples of Three Dual Sense IST Test Coupons (Top-Down View as shown at left and Isometric View as shown at right)

**5.2.2** Position the coupons at each test head by attaching male to female connectors.

**5.2.3 Baseline Performance (Optional)** Establish a performance baseline by completing two Method A cycles and then stop the test at the end of the cooling cycle.

5.2.4 Capacitance Test (Optional) If required, the capacitance test shall be performed per IPC-TM-650, Method 2.5.35.

5.2.5 Assembly Precondition (Optional) Assembly preconditioning is recommended to simulate the assembly environment to which the printed boards are exposed (see 6.1). 5.2.6 Unless otherwise specified by the user, test all via types and materials per the default test condition in accordance with Table 5-1. For testing of samples containing microvia structures, use the microvia test condition. For testing of samples containing polyimide materials, use the polyimide test condition.

5.2.7 Pre-Cycling Test Sequence The following paragraphs detail the sequence for a single coupon, however this sequence is done at all test heads simultaneously. The ambient resistance, resistance at test temperature, rejection resistance, and current are calculated for each coupon and displayed on the PC monitor.

### Table 5-1 Method A Typical Test Conditions

Test Condition	Number of Samples	Test Temperatures	Failure Threshold (Resistance Change) <sup>1</sup>	Number of Cycles	Data Collection Frequency (Cycles)	Precycle Time Window (seconds)	Compensation
Default	6	150 °C	10%	250	25	3	Calculated
Polyimide	6	AABUS	10%	250	25	3	Calculated
Microvias <sup>2</sup>	6	190 °C	10%	250	25	3	None
Polyimide Microvias <sup>2</sup>	6	AABUS	10%	250	25	5	None
Survivability Testing	6	230 °C	10%	10	1	5	None
	6	245 °C	10%	10	1	5	None
	6	260 °C	10%	10	1	5	None

Note 1. For Dual Sense Testing, both the "Cycle Using" and the "Cycle Failing On" fields on the Method A test equipment shall be set to 'both sense circuits." Note 2. Power on the microvia or heating trace net.



### **PWBi – IST Key Deliverables:**







### **Microvia testing using IST:**



### First IST micro Via design in 1999

### Current Consumer Type design released 2020





### **Failure Identification using Infrared Camera:**









### **Thermal excursions in PCB:**







### **PCB Failure Modes:**









Base material shows a significant increase in thermal expansion at temperatures above Tg.

Palar

nstrument

Copper expands at lower CTE compared to base material – this causes mechanical stress in the PCB stackup.





### **Lead Free Soldering Process:**



Damage during the soldering process reduces the life expectancy of a PCB by approximately 50%.

The amount of damage depends on the time duration, the PCB is exposed to temperatures above Tg.



### **Microsections – Barrel Cracks:**



### **Barrel is stressed longitudinal**

nstrument

- Crack in side wall of barrel
- fast damage progress
- usually large crack width
- interrupted at room temperature







- fast damage progress
- usually large crack width
- interrupted at room temperature

Palar

nstrument





### **Microvia-Separation:**





# Stacked Microvia - Eight Failure Modes:



- Separation from Target Pad
- Microvia Corner Cracks
- Microvia Barrel Cracks
- Microvia Pull Out
- Cap Crack
- Cap Separation (Microvia or Buried Via)
- Buried Via Corner Crack
- Buried Via Barrel Crack





### **Typical Microvia Failure Modes:**



- Target-Pad Separation

Pelar

Instruments

- Capture Pad

- Microvia Corner Cracks



### **Typical Corner-Cracks:**





- Crack in 90° Knee

- more frequent in leadfree technology
- mechanical stress moves to the surface of the PCB.
- typically small cracks



- 1. Microvia are the most robust
- 2. PTH
- 3. Blind Vias
- 4. Buried Vias
- 5. Complex are the least robust



### **Robustness by Hole Size:**

- Large Holes Stress Interconnect, > .4 mm / .016"
  - Tends to have corner crack or interconnect issues

- Small Holes Stress Barrel, < .4 mm / .016"
  - Tend to have barrel cracks

- Very Small Holes .11 mm / .0045"
  - Tend to be robust, but are prone to crazing











### **Influence of Grid Size - Material Damage:**

- Large Grid 2.5 mm (.100") Lower Stress on Material
- Medium Grid 1 mm (.040") Adhesive Delamination
- Small Grid .8 mm (.032") Cohesive Failure
- Very Small .5 mm (.020") Grid Crazing





### **Influence of a Large Grid Sizes:**

• Large Grid 2.5 mm (.100") - Stress Relieve Material





## Influence of Medium 1mm / .040" Grid:

• Medium Grid 1 mm / .040" - Adhesive Delamination





Pelar Instruments





### Influence of .032" Grid:

• Small Grid .8 mm / .032" - Cohesive Failure









### **Influence of Non-Functional Pads:**

- Non-functional Pad Have no internal interconnection
- Non-functional Pads In Reduce Reliability
- Non-functional Pads Out Increase Reliability
- A few non-functional pads are ok but stay away from the center zone
- Can be used to strengthen back drilling



**Influence of Non-Functional Pads:** 









### **Influence of Type of Interconnections:**

### Order of robustness:

- Flush with barrel
  - Inner Layer Copper aligns with Dielectric
- Negative Etch Back
  - Inner Layer is Recessed into the Dielectric
- Three point contact
  - Inner Layer Extends into Copper Barrel











### **Influence of Microvia Stacked vs. Staggered:**

- Three type of compound interconnection
  - Microvia on microvia
  - Microvia on Buried
  - Microvia off Buried
- Staggered Microvias are More Robust
  - The amount of Stagger has no influence
- Stacked Microvias are Less Robust
  - Stack limits differ depending on external variables





### **Test for Delamination:**

- Checks for Delamination using Capacitance Measurement
- Test Structures integrated in IST Coupon
- Compares Capacitance <u>before</u> and <u>after</u> IST.













### **Test for Delamination :**





Absolute Capacitance Values before and after IST



Relative change of Capacitance during IST



### **DELAM-Tester:**



Dielectric Estimation Laminate Assessment Method





- PC Controlled
- Test Structures integrated in IST Coupon



### **Influence Factors on Reliability:**

- Temperature
- Via Diameter
- Total PCB Thickness
- Coefficient of thermal expansion (CTE)
- Copper thickness in barrel
- Grid size



Redistribution of stress depending on via diameter



### **Coupon design is absolutely critical for a representative test**

a #1	Type of Via ( eg. below )	Micro				
	Grid	.040" (1mm)				
	Qty of Vias in design	1,482				
tion VI	Drill Diameter	.005" (.127mm)				
ect Informat	Finished Hole Diameter					
	Pad size	.020" (.5mm)				
CONNE	Clearance Diameter	.030" (.75mm)				
Inter	Non-functional pads present? Yes					
	Start Layer	1				
	Stop Layer	2				









### **Critical IST Coupon Design Features:**



PLATED THRU VIA STRUCTURE FROM CAD INFO 0.010" DIA HOLE THROUGH A .024" DIA PAD 0.032" DIAMETER CLEARANCE IN PLANE VIAS ON .040" GRID 1543 VIAS OF THIS STRUCTURE IN PWB

	Type of Via	PTH -
	Grid	0.04
lä #1	Qty of Vias	1,543
tion V	Drill Diameter	0.013
forma	Finished Hole Diameter	0.01
ed In	Pad size	0.024
rconn	Clearance Diameter	0.032
Inte	Non-functional pads preser	nt? No 💌
	Start Layer	1
	Stop Layer	10





# IST Interconnect Stress Test is available as a test service and as system installations.

### For any questions, please contact:

### **Polar Instruments GmbH**

A-4865 Nussdorf am Attersee Aichereben 16 hermann.reischer@polarinstruments.eu www.polarinstruments.eu Tel. +43 7666 20041-0 Fax +43 7666 20041-20

